E l e c t r o t e c h n i c a l L a b o r a t o r y M i t i Japan, 1-l-42Umezono, Sakura-mura, N i i h a r i -g u n , I b a r a k i , 3 0 5 , Japan "central ~e s e a r c h L a b o r a t o r i e s , S h a r p C o r p o r a t i o n , 2613-1, Ichinomoto-cho, T e n r i -s h i , N a r a 6 3 2 , Japan Abstract We propose a method f o r c o n t r o l l i n g t h e f l a t -b a n d v o l t a g e of a GaAs S I S (Semiconductor-Insulator-Semiconductor) diode i n which we use InGaAs a s t h e g a t e material. W e examine i t s e f f e c t i v e n e s s by capacitance-voltage measurement. Thermal s t a b i l i t y of InGaAs-gate SIS diode i s a l s o studied.
Introduction
I n 1985 [ I ] we r e p o r t e d a p l a n a r -t y p e GaAs complementary i n v e r t e r , which i s a n indispensable element f o r ultra-low power high-speed l o g i c s , employing an n-channel and a p-channel S I S emic icon duct or-~nsulator-Semiconductor) FETs [2,31.
However, i n our complementary c i r c u i t we could not o b t a i n l a r g e enough n o i s e margin s i n c e t h e threshold voltage of t h e SIS FETs were n e a r l y zero volt. I n t h i s paper we describe a method f o r c o n t r o l l i n g t h e f l a t -b a n d v o l t a g e of a S I S d i o d e i n which InGaAs i s used a s t h e gate material, and i t s e f f e c t i v e n e s s examined by capacitance-voltage (C-V) measurements.
I f t h i s method i s applied t o t h e GaAs SIS FET, we can optimize i t s threshold voltage f o r t h e use i n complementary l o g i c c i r c u i t s . W e a l s o r e p o r t t h e a n n e a l i n g c h a r a c t e r i s t i c s of t h e InGaAs-gate S I S d i o d e and t h e t r a n s m i s s i o n e l e c t r o n microscopy (TEM) o b s e r v a t i o n of t h e l a t t i c e -m i s m a t c h e d InGaAs/AlGaAs i n t e r f a c e of t h e InGaAs-gate SIS diode. P r i n c i p l e of Flat-band Voltage Control F i r s t we c o n s i d e r a GaAs-gate SIS d i o d e which h a s an n + -~a~s g a t e , a n undoped AlGaAs i n s u l a t o r , and an n--GaAs channel forming layer. The f l a t -b a n d v o l t a g e of t h e GaAs S I S d i o d e i s d e t e r m i n e d a u t o m a t i c a l l y by t h e work f u n c t i o n d i f f e r e n c e between t h e g a t e m a t e r i a l and t h e channel forming l a y e r material.
Therefore, i n t h i s case t h e flat-band voltage i s almost zero v o l t s i n c e t h e gate l a y e r and t h e channel forming l a y e r a r e of t h e same m a t e r i a l (GaAs). A p o s i t i v e f l a t -b a n d v o l t a g e c a n be r e a l i z e d by s u b s t i t u t i n g a m a t e r i a l with l a r g e r work function than t h a t of GaAs, such a s InGaAs, f o r GaAs a s t h e g a t e m a t e r i a l (See Fig.l (b) ).
The f l a t -b a n d v o l t a g e , which i s e q u a l t o t h e G a A s / I n G a~s work f u n c t i o n d i f f e r e n c e , can be c o n t r o l l e d by changing t h e indium content (x) of t h e In,Gaj-,As gate. Fig.2 . The f o l l o w i n g c r y s t a l was grown by MBE on t h e nf HB GaAs s u b s t r a t e a t a low s u b s t r a t e temperature of 530°C throughout t h e c r y s t a l growth t o prevent t h e re-evaporation of InGaAs l a y e r , : n-GaAs ( 2~1 0~~c m -3 , 1.5pm) /undo ed AlGaAs (0.05pm) / n + -1 n G a~s ( 3 x l 0~~c m -3 , x=O, 0.1, 0.15, 2001) / n + -~a~a ( 3~1 0~~c m -3 , 48008). A f t e r t h e c r y s t a l
Experimental The s t r u c t u r e of t h e InGaAs-gate SIS d i o d e f a b r i c a t e d i s shown i n
Article published online by EDP Sciences and available at http://dx.doi.org/10.1051/jphyscol:1987562 growth, the ohmic electrodes of A u -~e /~i / A u were formed at the top side and the bottom side of the crystal and alloyed at 440°C for Imin. in the H2 atmosphere. In this structure, the InGaAs layer is designed to be thin enough to avoid the generation of the misfit dislocation at the lattice-mismatched InGaAs/AlGaAs interface, that is, to be grown pseudomorphically. The flat-band voltage was obtained from the 1MHz C-V measurement at 77K.
Samples were annealed in an infrared lamp furnace without a cap under arsenic pressure to investigate the annealing characteristics of the InGaAs-gate SIS diode.
Results and Discussion   Fig.3 shows the C-V curves of the GaAs SIS diode with the In content of x=O, i.e., the GaAs gate (solid line) and x=0.1 (dash-dot line). The curves are similar to those of Si MOS diode. As expected, the C-V curve of InGaAs-gate diode shifts toward the positive voltage direction. Furthermore, the maximum capacitance in the C-V curve of the InGaAs-gate SIS diode is the same as that of the GaAs-gate SIS diode.
It means that there is no additional increase of the insulator layer, i-e., there are no misfit dislocations generated, which is confirmed by the TEM study. Fig.4 shows the dependence of the flat-band voltage of the SIS diode on the In content of the InGaAs gate ;V B=90mV for x=0.1 and VFB=I 55mV for x=O.I 5. The dashdot line represents the TnCaAsLaAs conduction band edge discontinuity AEc (which is almost equal to the work function difference). The flat-band voltages almost correspond to AE, ,respectively,as expected. Fig.5 (a) and (b) are the distributions of the flat-band voltages of the GaAs-gate and InGaAs-gate (x=0.1) SIS diode in the area of 10x5mm2, respectively. The dispersion of the flat-band voltage distribution of the GaAs-gate SIS diode is as small as rvFB=7.6mV while rvFB'5.4mV for the InGaAs-gate SIS diode.
Therefore, the feature of the small flat-band voltage dispersion is retained even if the gate material is changed to InGaAs. The InGaAs/AlGa~s interface (In content x=O.?) is observe6 by TEM. TEM observation shows that there are no misfit dislocations present at the lattice-mismatched InGaAs (x=~.l)/AlGa~s interface , which means that the InGaAs layer grows pseudomorphically on the AlGaAs insulator layer. It is clearly consistent with the fact in Fig.3, i. e., the maximum capacitance does not change by introducing the thin (200A) InGaAs layer. It is also found that there are still no misfit dislocations generated and the InGaAs (x=~.l)/AlGaAs interface after the annealing process ( 8 0 0~~ for 30sec) by TEM observation. Fig.6 shows the annealing effect on the flat-band voltage for the InGaAs-gate (x=0.1) SIS diode. The samples were annealed for 3Osec at 800°C, 850°C and 900°C . In the figure, the flat-band voltage shows little change even after the 900°C, 30sec annealing. The distributions of the flat-band voltage in the area of 10x5mm2 after the annealing process of at 800°C and 900°C are shown in Fig.7(a) and (b) , respectively. Even after the annealing process, the dispersion of the flat-band voltage still remained small ; cvFB=16mV for the 800°C annealed sample, and $FB=14mV for the 900°C annealed sample.
Conclusion
A method for controlling the flat-band voltage of a GaAs SIS diode by using InGaAs as the gate material was proposed and examined.
By adopting thin pseudomorphically grown InGaAs gate structure, the flat-band voltage could be controlled without missing the feature of the GaAs SIS diode, i.e., the uniformity of the flat-band voltage distribution. The thermal stability of the InGaAs gate GaAs SIS diode was also presented. By applying this method to a GaAs SIS FET, a complementary SIS logic with a sufficient noise margin and a proper threshold voltage will become possible.
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